COM Express Interfaces
Figure 45: LPC Serial Interfaces
Note: Connection between logic GND and chassis depends on grounding
architecture. Connect GND with chassis at a single point even though this
connection is drawn on all schematic examples throughout this document.
2.16.3. Routing Considerations
2.16.3.1. General Signals
LPC signals are similar to PCI signals and may be treated similarly. Route the LPC bus as 55 Ω,
single-ended signals. The bus may be referenced to ground (preferred), or to a well-bypassed
power plane or a combination of the two. Point-to-point (daisy-chain) routing is preferred,
although stubs up to 1.5 inches may be acceptable. Length-matching among LPC_AD[3:0],
LPC_FRAME# are needed
See Section 6.6.3 'LPC Trace Routing Guidelines' on page 193 below.
2.16.3.2. Bus Clock Routing
The LPC bus clock is similar to the PCI bus clock and should be treated similarly. The COM
Express Specification allows 1.6 ns +/- 0.1ns for the propagation delay of the LPC clock from the
Module pin to the LPC device destination pin. Using a typical propagation delay value of 180 ps /
inch, this works out to 8.88 inches of Carrier Board trace for a device-down application. For
device-up situations, 2.5 inches of clock trace are assumed to be on the LPC slot card (by
analogy to the PCI specification). This is deducted from the 8.88 inches, yielding 6.38 inches.
On a Carrier Board with a small form factor, serpentine clock traces may be required to meet the
clock-length requirement.
Route the LPC clock as a single-ended, 55 Ω trace with generous clearance to other traces and
to itself. A continuous ground-plane reference is recommended. Routing the clock on a single
ground referenced internal layer is preferred to reduce EMI.
PICMG
®
COM Express
®
Carrier Board Design Guide Rev. 2.0 / December 6, 2013
116/218
Comentarios a estos manuales